网上购物 货比三家
您现在的位置:快乐比价网 > 图书 > 计算机与网络 > 计算机/网络 > 商品详情

Embedded Computer Systems(嵌入式计算机系统:结构体系、建模与模拟/2005年国际会议录)

分享到:
Embedded Computer Systems(嵌入式计算机系统:结构体系、建模与模拟/2005年国际会议录)

最 低 价:¥610.20

定 价:¥678.00

作 者:Timo D. Hämäläinen 著

出 版 社:北京燕山出版社

出版时间:2005-8-1

I S B N:354026969X

商品详情

编辑推荐

内容简介

This book constitutes the refereed proceedings of the 5th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2005, held in Samos, Greece in July 2005.
  The 49 revised full papers presented were thoroughly reviewed and selected from 114 submissions. The papers are organized in topical sections on reconfigurable system design and implementations, processor architectures, design and simulation, architectures and implementations, system level design, and modeling and simulation.

作者简介

目录

Keynote
 Platform Thinking in Embedded Systems
Reconfigurable System Design and Implementations
 Interprocedural Optimization for Dynamic Hardware Configurations
 Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques
Reconfigurable Multiple Operation Array
RAPANUI: Rapid Prototyping for Media Processor Architecture Exploration
Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping
Automatic FIR Filter Generation for FPGAs
Two-Dimensional Fast Cosine Transform for Vector-STA Architectures
Configurable Computing for High-Security/High-Performance Ambient Systems
FPL-3E: Towards Language Support for Reconfigurable Packet Processing
Processor Architectures, Design and Simulation
Flux Caches: What Are They and Are They Useful?
First-Level Instruction Cache Design for Reducing Dynamic Energy Consumption
A Novel JAVA Processor for Embedded Devices
Formal Specification Of a Protocol Processor
Tuning a Protocol Processor Architecture Towards DSP Operations
Observations on Power-Efficiency Trends in Mobile Communication Devices
CORDIC-Augmented Sandbridge Processor for Channel Equalization
Power-Aware Branch Logic: A Hardware Based Technique for Filtering Access to Branch Logic
Exploiting Intra-function Correlation with the Global History Stack
Power Efficient Instruction Caches for Embedded Systems
Micro-architecture Performance Estimation by Formula
Offline Phase Analysis and Optimization for Multi-configuration Processors
Hardware Cost Estimation for Application-Specific Processor Design
……
Architectures and Implementations
System Level Design,Modeling and Simulation
Author Index

商品评论(0条)

暂无评论!

您的浏览历史

loading 内容加载中,请稍后...