最 低 价：￥793.30
| Invited Talks Is Formal Verification Bound to Remain a Junior Partner of Simulation? Verification Challenges in Configurable Processor Design with ASIP Meister Tutorial Towards the Pervasive Verification of Automotive Systems Functional Approaches to Design Description Wired: Wire-Aware Circuit Design Formalization of the DE2 Language Game Solving Approaches Finding and Fixing Faults Verifying Quantitative Properties Using Bound Functions Abstraction How Thorough Is Thorough Enough? Interleaved Invariant Checking with Dynamic Abstraction Automatic Formal Verification of Liveness for Pipelined Processors with Multicycle Functional Units Algorithms and Techniques for Speeding (DD-Based) Verification 1 Efficient Symbolic Simulation via Dynamic Scheduling, Don't Caring, and Case Splitting Achieving Speedups in Distributed Symbolic Reachability Analysis Through Asynchronous Computation Saturation-Based Symbolic Reachability Analysis Using Conjunctive and Disjunctive Partitioning Real Time and LTL Model Checking Real-Time Model Checking Is Really Simple Temporal Modalities for Concisely Capturing Timing Diagrams Regular Vacuity Algorithms and Techniques for Speeding Verification 2 Automatic Generation of Hints for Symbolic Traversal Maximal Input Reduction of Sequential Netlists via Synergistic Reparameterization and Localization Strategies A New SAT-Based Algorithm for Symbolic Trajectory Evaluation Evaluation of SAT-Based Tools Model Reduction Verification of Memory Hierarchy Mechanisms Short Papers Author Index |
内容加载中，请稍后...
商品评论（0条）